This paper reviews the accelerated thermal cycling test methods that are currently used by industry to characterize the interconnect reliability of commercial-off-the-shelf (COTS) ball grid array (BGA) and chip scale package (CSP) assemblies. Acceleration induced failure mechanisms varied from conventional surface mount (SM) failures for CSPs. Examples of unrealistic life projections for other CSPs are also presented. The cumulative cycles-to-failure for ceramic BGA assemblies performed under different conditions, including plots of their two Weibull parameters, are presented. The results are for cycles in the range of −30°C to 100°C, −55°C to 100°C, and −55°C to 125°C. Failure mechanisms, as well as cycles to failure for thermal shock and thermal cycling conditions in the range of −55°C to 125°C, were compared. Projection to other temperature cycling ranges using a modified Coffin-Manson relationship is also presented. [S1043-7398(00)00104-3]

Ghaffarian, R., 1988, “Ball Grid Array Packaging Guidelines,” distributed by Interconnection Technology Research Institute (ITRI), Aug.
Ghaffarian, R., 2000, “Chip Scale Packaging Guidelines,” distributed by Interconnection Technology Research Institute (ITRI),
Ghaffarian, R., et al., 1988, “CSP Consortia Activities: Program Objectives and Status,” Surface Mount International Proceedings, Aug. 23–27, pp. 203–230.
Kapur, K. C., and Lamberson, L. R., 1977, Reliability in Engineering Desing, Wiley, New York, NY.
Martin, G., et al., 1997, “The Effect of Substrate Thickness on CBGA Fatigue Life,” Proceedings of Surface Mount International, Sept. 7–11, pp. 172–177.
You do not currently have access to this content.